TSTE16 : daisyFileReader

For your information:
the daisyFileReader block from the daisy library which can be used in labs and in your projects is currently being updated. We are porting it to veriloga rather than ahdl.

If you are eager to start using it, you could meanwhile use the vpwlf component in analogLib, tell it to read from a file you generate in MATLAB and then use one of the ideal ADCs (look for simADC) in daisy library to convert its output to a digital bit stream to be used by the DAC in your signal chain.


Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out /  Change )

Google photo

You are commenting using your Google account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )

Connecting to %s

This site uses Akismet to reduce spam. Learn how your comment data is processed.