FYP

Eventually, I will go through a set of suggested final year projects for students at Linköping University on these pages.

However, I want to start with a couple general comments: the final-year projects that I supervise are intended for mixed-signal design, most of them will be targeting IC implementations, but some will stay on Matlab or script level. Some of them will be targeting FPGA, but I won’t be able to supervise on that particular level.

My idea is to run the final-year projects as subprojects in a context. Typically you will have the opportunity to do your diploma work on a part or component of a chip.

We will for example look at a digitizer for video – a whole chip, where you would design e.g. a PGA, parts of an ADC, a voltage/current reference block, etc. You and several other students will jointly work to create the chip, part by part, but also through a lot of interaction with each other. This is important!. You will learn how to work in a team and handle hand-over, etc., as some of you will start before others, etc.

Please see the other pages for suggestions on projects:

It is quite likely that we are going to setup a CAD topic too, in which we study programming of CAD tools. This requires however very advanced programming skills by the applicant.


2 Responses to “FYP”

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Connecting to %s

Follow

Get every new post delivered to your Inbox.

Join 45 other followers